Snooping protocol proposal to Improve Cache Performance via Reducing Memory Access Time
نویسندگان
چکیده
منابع مشابه
Reducing Protocol Ordering Constraints to Improve Performance
Multipath routing and data retransmission cause datamisordering. Although data could be reordered before processing, it is simpler and more efficient to process data as it arrives. Because existing protocol functions generally cannot process misordered data, we need new functions with minimal ordering constraints. For two example functions, CRC error detection and CBC mode encryption, we show t...
متن کاملA Software Strategy to Improve Cache Performance
In embedded systems, cost, power consumption, and die size requirements push the designer to use small and simple cache memories. Such caches can provide low performance because of limited memory capacity and inflexible placement policy. A way to increase the performance is to adapt the program layout to the cache structure. This strategy needs the solution of a N-P complete problem and a very ...
متن کاملEnhancing Cache Performance Based on Improved Average Access Time
A high performance computer includes a fast processor and millions bytes of memory. During the data processing, huge amount of information are shuffled between the memory and processor. Because of its small size and its effectiveness speed, cache has become a common feature of high performance computers. Enhancing cache performance proved to be essential in the speed up of cache-based computers...
متن کاملEnhancing Cache Performance Based on Improved Average Access Time
A high performance computer includes a fast processor and millions bytes of memory. During the data processing, huge amount of information are shuffled between the memory and processor. Because of its small size and its effectiveness speed, cache has become a common feature of high performance computers. Enhancing cache performance proved to be essential in the speed up of cache-based computers...
متن کاملUsing Counter Cache Coherence to Improve Memory Encryptions Performance in Multiprocessor Systems
When memory encryption schemes are applied in multiprocessor systems, the systems will confront new problems such as inter-processor communication overhead increasing and cache coherence protocol overhead increasing. A counter cache coherence optimization scheme AOW is proposed to improve cache hit rate. As MESI protocol which makes counter line by four states, AOW marks each counter line using...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Diyala Journal For Pure Science
سال: 2019
ISSN: 2222-8373
DOI: 10.24237/djps.15.03.379c